

LECTURE 8

Soo-Won Kim

swkim@korea.ac.kr

14. Switched-Capacitor Circuits

- 14.1 Basic Building Blocks
- 14.2 Basic Operation and Analysis
- **14.3 Noise in Switched-Capacitor Circuits**
- **14.4 First-Order Filters**
- 14.5 Biquad Filters
- **14.6 Charge Injection**
- 14.7 Switched-Capacitor Gain Circuits



14. Switched-Capacitor Circuits 14.1 Basic Building Blocks

Basic Building Blocks



A operational amplifier



Fig. 14.2 Switch symbol and some transistor circuits

Capacitor



Fig. 14.1 An integrated Circuit capacitor for switched-capacitor circuits

Nonoverlapping Clocks







Discrete









Resistor Equivalence of a Switched Capacitor

Switched capacitor resistor



Fig. 14.4 Resistor equivalence of a switched capacitor. (a) Switchedcapacitor circuit, and (b) resistor equivalent





Parasitic-Sensitive Integrator

Operation of parasitic-sensitive integrator



Fig. 14.5 A discrete-time integrator.





Fig. 14.6 The parasitic-sensitive integrator circuit for the two clock phases.

 $C_{2}v_{co}(nT - T/2) = C_{2}v_{co}(nT - T) - C_{1}v_{ci}(nT - T) \quad (14.12)$





Parasitic-Sensitive Integrator



Fig. 14.6 The parasitic-sensitive integrator circuit for the two clock phases.

$$C_{2}v_{co}(nT - T/2) = C_{2}v_{co}(nT - T) - C_{1}v_{ci}(nT - T) \quad (14.12)$$

$$C_{2}v_{co}(nT) = C_{2}v_{co}(nT - T) - C_{1}v_{ci}(nT - T) \quad (14.14)$$

$$C_{2}v_{co}(nT) = C_{2}v_{co}(nT - T) - C_{1}v_{ci}(nT - T) \quad (14.14)$$

$$C_{2}v_{co}(nT) = C_{2}v_{co}(nT - T) - C_{1}v_{ci}(nT - T) \quad (14.14)$$

Assume
$$T = 1$$
,
 $v_o(n) = v_o(n-1) - \frac{C_1}{C_2} v_i(n-1) (14.15)$
 $V_o(z) = z^{-1} V_o(z) - \frac{C_1}{C_2} z^{-1} V_i(z) (14.16)$
 $H(z) = \frac{V_o(z)}{V_i(z)} = -\left(\frac{C_1}{C_2}\right) \frac{1}{z-1} (14.18)$
Discrete-time integrator

14. Switched-Capacitor Circuits 14.2 Basic Operation and Analysis

Parasitic-Sensitive Integrator











Parasitic-sensitive Integrator

Problem of previous integrator



Fig. 14.5 A discrete-time integrator.

Affect only the speed



Fig. 14.8 A discrete-time integrator with parasitic capacitance shown.

$$H(z) \equiv \frac{V_o(z)}{V_i(z)} = -\left(\frac{C_1}{C_2}\right)\frac{1}{z-1}$$

$$H(z) \equiv \frac{V_{o}(z)}{V_{i}(z)} = -\left(\frac{C_{1} + C_{p1}}{C_{2}}\right) \frac{1}{z - 1}$$

Parasitic sensitive!



14. Switched-Capacitor Circuits 14.2 Basic Operation and Analysis

Parasitic-insensitive Integrator

Parasitic-insensitive integrator



Fig. 14.9 A noninverting delaying discretetime integrator that is not sensitive to parasitic capacitances.



$v_{i}(n) \xrightarrow{\varphi_{1}} C_{p1} \xrightarrow{\varphi_{2}} C_{p2} \xrightarrow{\varphi_{1}} C_{p4} \xrightarrow{\varphi$

Fig. 14.11 A parasitic-insensitive delayed integrator with parasitic capacitance shown.

- Parasitic insensitive
 - More switches(charge injection †)



Same as before