

Lynn Choi Korea University



Computer System Laboratory



Machine Language

Programming language

- High-level programming languages
 - Procedural languages: C, PASCAL, FORTRAN
 - Object-oriented languages: C++, Objective-C, Java
 - Functional languages: Lisp, Scheme
- Assembly programming languages: symbolic machine languages
- Machine languages: binary codes (1's and 0's)
- Translator
 - Compiler
 - Translates high-level language programs into machine language programs
 - Assembler: a part of a compiler
 - Translates assembly language programs into machine language programs
 - Interpreter
 - Translates and executes programs directly
 - Examples: JVM(Java virtual machine): translate/execute Java bytecode to native machine instructions

Compilation Process



Computer System Laboratory

http://it.korea.ac.kr

Compiler

Compiler

• A program that translates a source program (written in language A) into an equivalent target program (written in language B)



Source program

 Usually written in high-level programming languages (called *source language*) such as C, C++, Java, FORTRAN

Target program

- Usually written in machine languages (called *target language*) such as x86, Alpha, MIPS, SPARC, or ARM instructions
- What qualities do you want in a compiler?
 - Generate correct code
 - Target code runs fast
 - Compiler runs fast
 - Support for separate compilation, good diagnostics for errors



Compiler Phases

Source _ Program



Computer System Laboratory

http://it.korea.ac.kr

Compiler Structure



Front-End : language dependent part *Back-End* : machine dependent part

Computer System Laboratory

http://it.korea.ac.kr



Machine State

- **ISA defines machine states and instructions**
- Registers
 - CPU internal storage to *store data* fetched from memory
 - Can be read or written in a single cycle
 - Arithmetic and logic operations are usually performed on registers
 - MIPS ISA has 32 32-bit registers: Each register consists of 32 flip-flops
 - Top level of the memory hierarchy
 - Registers <-> caches <-> memory <-> hard disk
 - Registers are visible to programmers and maintained by programmers
 - Caches are invisible to programmers and maintained by HW
- Memory
 - A large, single dimensional array, starting at address 0
 - To access a data item in memory, an instruction must supply an address.
 - Store programs (which contains both instructions and data)
 - To transfer data, use load (memory to register) and store (register to memory) instructions



Data Size & Alignment

Data size

- *Word* : the basic unit of data transferred between register and memory
 - 32b for 32b ISA, 64b for 64b ISA
- Double word: 64b data, Half word: 16b data, Byte: 8b data
 - Load/store instructions can designate data sizes transferred: ldw, lddw, ldhw, ldb

Byte addressability

• Each byte has an address

Alignment

• Objects must start at addresses that are multiple of their size

Object addressed	Aligned addresses	Misaligned addresses
Byte	0, 1, 2, 3, 4, 5, 6, 7	Never
Half Word	0, 2, 4, 6	1, 3, 5, 7
Word	0, 4	1, 2, 3, 5, 6, 7
Double Word	0	1, 2, 3, 4, 5, 6, 7





Machine Instruction

- Opcode : specifies the operation to be performed
 - ► EX) ADD, MULT, LOAD, STORE, JUMP
- Operands : specifies the location of data
 - Source operands (input data)
 - Destination operands (output data)
 - The location can be
 - Memory specified by a memory address : EX) 8(R2), x1004F
 - Register specified by a register number : R1



Instruction Types

Arithmetic and logic instructions

- Performs actual computation on operands
- EX) ADD, MULT, SHIFT, FDIVIDE, FADD

Data transfer instructions (memory instructions)

- Move data from/to memory to/from registers
- EX) LOAD, STORE
- Input/Output instructions are usually implemented by memory instructions (memory-mapped IO)
 - IO devices are mapped to memory address space
- Control transfer instructions (branch instructions)
 - Change the program control flow
 - Specifies the next instruction to be fetched
 - Unconditional jumps and conditional branches
 - EX) JUMP, CALL, RETURN, BEQ

Instruction Format655567556R-typeoprsrtrdshamtfunct

- Op: Opcode, basic operation of the instruction
- ▶ Rs: 1st source register
- ▶ Rt: 2nd source register
- Rd: destination register
- shamt: shift amount
- funct: Function code, the specific variant of the opcode
- Used for arithmetic/logic instructions

	6	5	5	16
I-type	ор	rs	rt	address

- Rs: base register
- ► Address: +/- 2¹⁵ bytes *offset* (or also called *displacement*)
- Used for loads/stores and conditional branches



MIPS Addressing Modes

Register addressing

- Address is in a register
- ► Jr \$ra
- Base addressing
 - Address is the sum of a register and a constant
 - ▶ Ldw \$s0, 100(\$s1)
- Immediate addressing
 - For constant operand
 - Add \$t1, \$t2, 3
- PC-relative addressing
 - Address is the sum of PC and a constant (*offset*)
 - ▶ Beq \$s0, \$s1, L1
- Pseudodirect addressing
 - Address is the 26 bit offset concatenated with the upper bits of PC
 - ▶ J L1

MIPS Instruction formats



Arithmetic instructions

	ор	rs	rt	address/immediate
l-typ	be 6	5	5	16

Data transfer, conditional branch, immediate format instructions

J-ty	pe 6	26
	ор	address

Jump instructions



MIPS Instruction Example: R-format

MIPS Instruction:

▶ add \$8,\$9,\$10

Decimal number per field representation:



Binary number per field representation:



decimal representation: 19,546,144_{ten}

Elsevier Inc. All rights reserved

Called a <u>Machine Language Instruction</u>





MIPS Instruction Opcode Table

and the second second		-	-	op(31:26)	and the second	-	and the second	
28-26	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
0(000)	<u>R-format</u>	Bitz/gez	jump	jump & link	branch eq	branch ne	blez	bgtz
1(001)	add immediate	addiu	set less than imm.	sitiu	andi	ori	xor1	load upper
2(010)	TLB	FIPE		OLD THE		1		
3(011)								
4(100)	load byte	1h	191	load word	Ibu	1hu -	Iwr	
5(101)	store byte	sh	51/3	store word			SWP	
6(110)	1wc0	Iwe1	1					
7(111)	swc0	awci				Elsevi	er Inc. All rigl	hts reserved

op(31:26)=000000 (R-format), funct(5:0)								
2-0	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
0(000)	sti		srl	sra	\$11v	in the second second	srly	srav
1(001)	jump reg.	jair			systall.	break		
2(010)	mfhi	mthi	mfio	mtlo.	A CONTRACTOR	111		
3(011)	mult	multu	div	divu				the fact of the
4(100)	add	addu	subtract	subu	and	or	xor	nor
5(101)			set l.t.	uste				
6(110)			Contraction of the	1.000				
7(111)			1000					

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
	add	add \$1,\$2,\$3	\$1 = \$2 + \$3	3 operands; data in registers
Arithmetic	subtract	sub \$1,\$2,\$3	\$1 = \$2 - \$3	3 operands; data in registers
	load word	lw \$1,100(\$2)	\$1 = Memory[\$2+100]	Data from memory to register
Data Transfer	store word	sw \$1,100(\$2)	Memory[\$2+100] = \$1	Data from register to memory
	branch on equal	beg \$1,\$2,L	if (\$1 == \$2) go to L	Equal test and branch
Conditional Branch	branch on not eq.	bne \$1,\$2,L	if (\$1 != \$2) go to L	Not equal test and branch
	set on less than	slt \$1,\$2,\$3	if (\$2 < \$3) \$1=1; else \$1=0	Compare less than; for beq,bne
	jump	j 10000	go to 10000	Jump to target address
Unconditional Jump	jump register	jr \$31	go to \$31	For switch, procedure return
	jump and link	jal 10000	\$31 = PC + 4; go to 10000	For procedure call

MIPS machine language

Elsevier Inc. All rights reserved

Name	Format	Callan.	10000	Ex	ample	A - Farth	1 martine	Com	ments	
add	R	0	2	3	1	0	32	add	\$1,\$2,\$3	
sub	R	0	2	3	1	0	34	sub	\$1,\$2,\$3	
Iw	1	35	2	1		100		Iw	\$1,100(\$2)	
SW	1	43	2	1		100		SW	\$1,100(\$2)	
beq	1	4	1	2		100		beq	\$1,\$2,100	
bne	1	5	1	2		100		bne	\$1,\$2,100	
sit	R	0	2	3	1	0	42	slt	\$1,\$2,\$3	
1	J	2			10000	1		J	10000 (see section 3.7)	
jr	R	0	31	0	0	0	8	jr	\$1	
jal	J	3			10000)		jal	10000 (see section 3.7)	
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All M	All MIPS instructions 32 bits	
Format R	R	ор	rs	rt	rd	shamt	funct	Arith	Arithmetic instruction format	
Format I	1	ор	rs	rt		address		Data	Data transfer, branch format	



Procedure Call & Return

Steps of procedure call & return

- Place parameters in a place where the callee can access
 - \$a0 \$a3: four argument registers
- Transfer control to the callee
 - Jal callee_address : Jump and link instruction
 - → put return address (PC+4) in \$ra and jump to the callee
- Acquire the storage needed for the callee
- Perform the desired task
- Place the result value in a place where the caller can access
 - \$v0 \$v1: two value registers to return values
- Return control to the caller
 - Jr \$ra





Stack

Stack frame (activation record) of a procedure

- Store variables local to a procedure
 - Procedure's saved registers (arguments, return address, saved registers, local variables)
 - Stack pointer : points to the top of the stack





Computer System Laboratory





MIPS Register Convention

Name	Register number	Usage	Preserved on call?
\$zero	0	the constant value 0	n.a.
\$v0-\$v1	23	values for results and expression evaluation	no
\$a0-\$a3	4-7	arguments	yes
\$t0-\$t7	8-15	temporaries	no
\$ s0- \$ s7	16-23	saved	yes
\$t8-\$t9	24-25	more temporaries	no
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return address	yes

FIGURE 3.13 MIPS register convention. Register 1, called \$at, is reserved for the assembler (see section 3.9), and registers 26–27, called \$k0-\$k1, are reserved for the operating system.

Elsevier Inc. All rights reserved



MIPS Example : Procedure



Computer System Laboratory

http://it.korea.ac.kr



MIPS Example : Recursion

Int fact (int n)

{ if (n <2) return 1;

```
else return n * fact (n - 1); }
```

Assembly code

fact: addi \$sp, \$sp, -8 # adjust stack pointer for 2 items

sw \$ra, 4(\$sp) # save return address and argument n sw \$a0, 0(\$sp) slt \$t0, \$a0, 2 # if n < 2, then t0 = 1beq \$t0, \$zero, L1 # if $n \ge 2$, go to L1 # return 1 addi \$v0, \$zero, 1 addi \$sp, \$sp, 8 # pop 2 items off stack jr \$ra L1: addi \$a0, \$a0, -1 # \$a0 = n - 1 jal fact # call fact(n – 1) lw \$a0, 0(\$sp) # pop argument n and return address lw \$ra, 4(\$sp) addi \$sp, \$sp, 8 # mul v_0 , a_0 , v_0 # return n * fact(n - 1) jr \$ra



Homework 2

- Read Chapter 7 (from Computer Systems textbook)
- **Exercise**
 - ▶ 2.2
 - ▶ 2.4
 - ▶ 2.5
 - ▶ 2.8
 - ▶ 2.12
 - ▶ 2.19
 - ▶ 2.27

