

LECTURE 11

Soo-Won Kim
swkim@korea.ac.kr

15. Data converter fundamentals

15.1 Ideal D/A converter

15.2 Ideal A/D converter

15.3 Quantization noise

15.4 Signed codes

15.5 Performance limitations



Ideal D/A converter




Fig. 15.1 A block diagram representing a D/A converter

- B_{in} : N-bit digital signal

$$B_{in} = b_1 2^{-1} + b_2 2^{-2} + \dots + b_N 2^{-N} \quad (15.1)$$

- b_j : 1 or 0, binary digit

- b_1 : MSB

- b_N : LSB


- V_{out} : analog signal

$$\begin{aligned} V_{out} &= V_{ref} (b_1 2^{-1} + b_2 2^{-2} + \dots + b_N 2^{-N}) \\ &= V_{ref} B_{in} \end{aligned} \quad (15.2)$$

- V_{LSB} : LSB (least significant bit)

$$V_{LSB} \equiv \frac{V_{ref}}{2^N} \quad (15.3)$$

$$1LSB = \frac{1}{2^N} \quad (15.4)$$



Example 1

What is the V_{out} and V_{LSB} when $B_{in} = 10110100$?

Assume that $V_{ref} = 5V$, 8bit DAC




Fig. 15.1 A block diagram representing a D/A converter

$B_{in} = 10110100$

$$B_{in} = 2^{-1} + 2^{-3} + 2^{-4} + 2^{-6} \quad (15.5)$$

$$V_{out} = V_{ref} B_{in} = 5 \cdot 0.7031 \approx 3.516V \quad (15.6)$$

$$V_{LSB} = \frac{V_{ref}}{2^N} = \frac{5}{256} = 19.5mV \quad (15.7)$$



Ideal A/D converter




Fig. 15.3 A block diagram representing an A/D converter

- V_{in} : analog signal

$$V_{ref} (b_1 2^{-1} + b_2 2^{-2} + \dots + b_N 2^{-N})$$

$$= V_{in} \pm V_x$$

$$-\frac{1}{2} V_{LSB} \leq V_x \leq \frac{1}{2} V_{LSB}$$

(15.8)

$$-\frac{1}{2} V_{LSB} \leq V_x \leq \frac{1}{2} V_{LSB}$$

⇒ **Quantization error (V_{LSB})**

Range of input values that produce the same digital output word



Input-output transfer curve




Fig. 15.2 Input-output transfer curve for an ideal 2-bit D/A converter

D-A converter

- Not quantization error
- Maximum value of $V_{out} \neq V_{ref}$

$$\begin{aligned} V_{out, \max} &= V_{ref} (1 - 2^{-N}) \\ &= V_{ref} - V_{LSB} \end{aligned}$$




Fig. 15.4 Input-output transfer curve for a 2-bit A/D converter

A-D converter

- quantization error ($1V_{LSB}$)
- Quantizer Overload

Quantization error $> 1 \cdot V_{LSB}$



Quantization noise






Fig. 15.5 A circuit to investigate quantization noise behavior

$$V_Q = V_{LSB} \cdot \frac{-t}{T}$$



(a)



(b)

Fig. 15.6 Applying a ramp signal to the circuit in Fig. 15.5

$$V_Q = V_1 - V_{in} \quad (15.9)$$

$$V_1 = V_{in} + V_Q \quad (15.10)$$



SQNR & SNR

Signal-to-quantization noise ratio (SQNR)

$$SQNR = 20 \log \left(\frac{V_{in(rms)}}{V_{Q(rms)}} \right) \quad (15.15)$$

$$\begin{aligned} V_{Q(rms)} &= \left[\frac{1}{T} \int_{-T/2}^{T/2} V_Q^2 dt \right]^{1/2} \leftarrow \left(V_Q = V_{LSB} \cdot \frac{-t}{T} \right) \\ &= \left[\frac{1}{T} \int_{-T/2}^{T/2} (V_{LSB})^2 \left(\frac{-t}{T} \right)^2 dt \right]^{1/2} \\ &= \left[\frac{V_{LSB}^2}{T^3} \left(\frac{t^3}{3} \Big|_{-T/2}^{T/2} \right) \right]^{1/2} = \frac{V_{LSB}}{\sqrt{12}} \quad (15.11) \end{aligned}$$

Assume $V_{in} = \text{Sin wave}$

$$\begin{aligned} V_{in(rms)} &= \left[\frac{1}{T} \int_{-T/2}^{T/2} \left(\frac{V_{ref}}{2} \sin wt \right)^2 dt \right]^{1/2} \\ &= \left[\frac{1}{T} \frac{V_{ref}^2}{8} \Big|_{-T/2}^{T/2} - \frac{1}{4w} \sin 2wt \Big|_{-T/2}^{T/2} \right]^{1/2} \\ &= \frac{V_{ref}}{2\sqrt{2}} \end{aligned}$$

$$\begin{aligned} SNQR &= 20 \log \left(\frac{V_{in(rms)}}{V_{Q(rms)}} \right) = 20 \log \left(\frac{V_{ref} / 2\sqrt{2}}{V_{LSB} / \sqrt{12}} \right) \\ &= 20 \log \left(\sqrt{\frac{3}{2}} 2^N \right) = 6.02N + 1.76 \text{ dB} \quad (15.16) \end{aligned}$$

SQNR = Best possible SNR(signal to noise ratio)



Example 2

Find the $V_{Q(rms)}$, **SQNR** for **full-scale, half-scale** sine wave.
Assume that 10-bit A/D converter, $V_{ref} = 2V$.

$V_{Q(rms)}$ using (15.3) and (15.11),

$$V_{LSB} \equiv \frac{V_{ref}}{2^N} = \frac{2}{2^{10}} = 1.9531mV \quad (15.17) \quad V_{Q(rms)} = \frac{V_{LSB}}{\sqrt{12}} = \frac{1.9531mV}{\sqrt{12}} = 0.564mV$$

SQNR for **full-scale** sine wave Using (15.16),

$$SQNR = 6.02N + 1.76 \text{ dB} = 6.02 \cdot 10 + 1.76 = 61.96 \text{ dB}$$

SQNR for **half-scale** sine wave Using (15.16),

RMS of half-scale is half of full scale,

$$\begin{aligned} SQNR &= 20 \log \left(\frac{V_{in(rms)}}{V_{Q(rms)}} \right) = 20 \log \left(\frac{V_{in(rms)}}{V_{Q(rms)}} \right) - 20 \log(2) \\ &= SQNR_{full-scale} - 6.02 = 61.96 - 6.02 = 55.94 \text{ dB} \end{aligned}$$



Example 2 (Cont'd)

Find the number of bits when **SQNR = 80dB** for **full-scale, half-scale** sine wave. Assume that 10-bit A/D converter, $V_{ref} = 2V$.

SQNR using (15.16)

$$\begin{aligned} SQNR &= 20 \log \left(\frac{V_{in(rms)}}{V_{Q(rms)}} \right) = 20 \log \left(\frac{V_{ref} / 2\sqrt{2}}{V_{LSB} / \sqrt{12}} \right) \quad (15.16) \\ &= 20 \log (2^N) = 6.02N + 1.76 \text{ dB} \end{aligned}$$

of bits for **full-scale** sine wave Using (15.16),

$$SQNR = 6.02N + 1.76 \text{ dB} = 80 \text{ dB}$$

$$N \Rightarrow 13$$

$$\Rightarrow 2^{13} = 8192$$

of bits for **half-scale** sine wave Using (15.16),

$$SQNR = SQNR_{full-scale} - 6.02 = 80 \text{ dB}$$

$$SQNR_{full-scale} = 86.02 \text{ dB}, \quad N \Rightarrow 14$$

$$\Rightarrow 2^{14} = 16384$$




Performance limitation

- **High resolution**
- **Offset error**
- **Gain error**
- **INL & DNL**
- **Monotonic**






Resolution

Low resolution



High resolution



Accuracy of digitalized signal: # of samples taken, resolution (# of quantization levels)



Offset and Gain error





Fig. 15.9 Illustrating offset and gain errors for a 2-bit D/A converter

ADC

Offset error (E_{off})

$$E_{off(D/A)} = \left. \frac{V_{out}}{V_{LSB}} \right|_{B_{in}=0\dots0} \quad (15.22)$$

$$E_{off(A/D)} = \frac{V|_{B_{in}=0\dots01}}{V_{LSB}} - \frac{1}{2} LSB \quad (15.23)$$




gain error (E_{gain})

$$E_{gain(D/A)} = \left(\left. \frac{V_{out}}{V_{LSB}} \right|_{B_{in}=1\dots1} - \left. \frac{V_{out}}{V_{LSB}} \right|_{B_{in}=0\dots0} \right) - (2^N - 1) \quad (15.24)$$

$$E_{gain(A/D)} = \left(\frac{V|_{B_{in}=1\dots11}}{V_{LSB}} - \frac{V|_{B_{in}=0\dots01}}{V_{LSB}} \right) - (2^N - 2) \quad (15.25)$$



INL & DNL



INL for D/A converter

INL (Integral nonlinearity)
 = maximum deviation between an **actual code transition point** and **ideal transition point**


DNL for D/A converter

DNL (Differential nonlinearity)
 = measure of **variations** in code widths from the ideal code width



Example 3

Calculate the **differential nonlinearity** of the 3-bit ADC. Draw the quantization error, Q_e , in units of LSBs. Assume that $V_{REF}=5V$.



$$DNL_n = \text{Actual step width} - \text{Ideal step width}$$

→ ideal step width

$$V_{\text{ideal step-width}} = \frac{1}{2^3} \cdot V_{REF} = 0.625V = 1\text{LSB}$$

▪ Calculate DNL

$$DNL_0 = DNL_1 = DNL_4 = 0$$

$$DNL_2 = 1.5\text{LSB} - 1\text{LSB} = 0.5\text{LSB}$$

$$DNL_3 = 0.5\text{LSB} - 1\text{LSB} = -0.5\text{LSB}$$


$$DNL_5 = -0.5\text{LSB}, \quad DNL_6 = 0.5\text{LSB}$$

$$DNL_7 = 0$$



Example 4

Calculate the **Integral nonlinearity** of the 3-bit ADC. Draw the quantization error, Q_e , in units of LSBs. Assume that $V_{REF}=5V$.



INL = difference between code transition point and straight drawn line

- Calculate INL

$$INL_0 = INL_1 = INL_3 = INL_4 = INL_6 = 0$$


$$INL_2 = 3/8 - 5/16 = 1/16 \text{ or } 0.5\text{LSB}$$

$$INL_5 = -0.5\text{LSB}$$



Example 5

Calculate the **differential & Integral nonlinearity** of the 3-bit ADC. Draw the quantization error, Q_e , in units of LSBs. Assume that $V_{REF} = 5V$.



- Calculate DNL

$$DNL_0 = 0$$

$$DNL_1 = DNL_2 = DNL_3 = DNL_4 = DNL_5 = 1.5\text{LSB} - 1\text{LSB} = 0.5\text{LSB}$$

- Calculate INL


$$INL_0 = 0$$

$$INL_1 = 0.5\text{LSB}, INL_2 = 1\text{LSB}, INL_3 = 1.5\text{LSB}$$

$$INL_4 = 2\text{LSB}, INL_5 = 2.5\text{LSB}$$



Monotonic



If the output code always increases when the input increase the device is called **Monotonic**



Sampling rate & Resolution

