

LECTURE 8

Soo-Won Kim
swkim@korea.ac.kr

14. Switched-Capacitor Circuits

14.1 Basic Building Blocks

14.2 Basic Operation and Analysis

14.3 Noise in Switched-Capacitor Circuits

14.4 First-Order Filters

14.5 Biquad Filters


14.6 Charge Injection

14.7 Switched-Capacitor Gain Circuits



Basic Building Blocks

Opamps



A operational amplifier

Capacitor




Fig. 14.1 An integrated Circuit capacitor for switched-capacitor circuits

Switches




Fig. 14.2 Switch symbol and some transistor circuits

Nonoverlapping Clocks





Fig. 14.3 Nonoverlapping clocks



Discrete



Resistor Equivalence of a Switched Capacitor

Switched capacitor resistor




Fig. 14.4 Resistor equivalence of a switched capacitor. (a) Switched-capacitor circuit, and (b) resistor equivalent

$$\Delta Q_1 = C_1(V_1 - V_2)$$

$$I_{avg} = \frac{C_1(V_1 - V_2)}{T} \Rightarrow R_{eq} = \frac{T}{C_1} = \frac{1}{C_1 f_s} \quad (14.5)$$

$$I_{eq} = \frac{V_1 - V_2}{R_{eq}}$$



**Tolerant process variation
(ex integrator)**



Require non-overlapping clock



Parasitic-Sensitive Integrator

Operation of parasitic-sensitive integrator




Fig. 14.5 A discrete-time integrator.






Fig. 14.6 The parasitic-sensitive integrator circuit for the two clock phases.



$$C_2 v_{co}(nT - T/2) = C_2 v_{co}(nT - T) - C_1 v_{ci}(nT - T) \quad (14.12)$$



Parasitic-Sensitive Integrator




Fig. 14.6 The parasitic-sensitive integrator circuit for the two clock phases.

$$C_2 v_{co}(nT - T/2) = C_2 v_{co}(nT - T) - C_1 v_{ci}(nT - T) \quad (14.12)$$

$$C_2 v_{co}(nT) = C_2 v_{co}(nT - T) - C_1 v_{ci}(nT - T) \quad (14.14)$$

$$C_2 v_{co}(nT) = C_2 v_{co}(nT - T/2) \quad (14.13)$$

Assume $T = 1$,

$$v_o(n) = v_o(n-1) - \frac{C_1}{C_2} v_i(n-1) \quad (14.15)$$

$$V_o(z) = z^{-1} V_o(z) - \frac{C_1}{C_2} z^{-1} V_i(z) \quad (14.16)$$

$$H(z) \equiv \frac{V_o(z)}{V_i(z)} = -\left(\frac{C_1}{C_2}\right) \frac{1}{z-1} \quad (14.18)$$

z-transform ($v_o(n-1) \Rightarrow z^{-1} \cdot V_o(z)$)

Discrete-time integrator



Parasitic-Sensitive Integrator





Fig. 14.7 Typical voltage waveforms for the discrete-time integrator shown in Fig. 14.5.

 : Sampling  : Transfer



Parasitic-sensitive Integrator

Problem of previous integrator

Affect only the speed




Fig. 14.5 A discrete-time integrator.





Fig. 14.8 A discrete-time integrator with parasitic capacitance shown.

$$H(z) \equiv \frac{V_o(z)}{V_i(z)} = -\left(\frac{C_1}{C_2}\right) \frac{1}{z-1}$$



$$H(z) \equiv \frac{V_o(z)}{V_i(z)} = -\left(\frac{C_1 + C_{p1}}{C_2}\right) \frac{1}{z-1}$$

Parasitic sensitive!



Parasitic-insensitive Integrator

Parasitic-insensitive integrator




Fig. 14.9 A noninverting delaying discrete-time integrator that is not sensitive to parasitic capacitances.

$$H(z) \equiv \frac{V_o(z)}{V_i(z)} = \left(\frac{C_1}{C_2} \right) \frac{1}{z-1}$$

Same as before




Fig. 14.11 A parasitic-insensitive delayed integrator with parasitic capacitance shown.



Parasitic insensitive



More switches (charge injection ↑)

