

LECTURE 7

Soo-Won Kim

swkim@korea.ac.kr

7. Biasing, references, and regulators

7.1 Analog Integrated Circuit Biasing

7.2 Biasing Circuit

7.3 Reference Circuit

7.4 Voltage Regulator



Subcircuits






Fig 7.1 A large mixed analog-digital integrated circuit emphasizing the role of biasing, references, and regulators

- **Bias circuit** : generates the dc voltages to keep desired operating point
- **Reference circuit** : generates fixed absolute values (voltage or current)
- **Voltage regulator circuit** : improves the quality of a dc voltage or current (decreasing the noise)



Basic constant-transconductance circuit

A basic current mirror



When V_{DD} is swept, V_{GS} varies together.


Even though V_{DD} is swept, V_{GS} stays




I_{OUT} is dependent on supply voltage



I_{OUT} is independent on supply voltage



How do we generate I_{REF} that is independent on V_{DD} ?




7. Biasing, references, and regulators

7.2 Biasing Circuit

Example

a) $V_{DD} = 5V, \mu_n C_{ox} = 200 \mu/V^2, V_{TH} = 0.7V, (\frac{W}{L})_1 = 10$ 일 때, V_{GS1} 값을 구하여라.



$$I_D = \frac{V_{DD} - V_{GS1}}{R} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS1} - V_{TH})^2$$

$$V_{GS1} = V_{TH} + \frac{1}{\mu_n C_{ox} \left(\frac{W}{L}\right) \cdot R} \left[\sqrt{2(V_{DD} - V_{TH}) \mu_n C_{ox} \left(\frac{W}{L}\right)} + 1 - 1 \right] \\ = 1.3V$$

b) $V_{DD} = 5.5V$ 일 때, V_{GS1} 값을 구하여라.

$$V_{GS1} = 1.34V$$

c) $R = 11k$ 일 때, V_{GS1} 값을 구하여라.


$$V_{GS1} = 1.33V$$



Basic constant-transconductance circuit

Supply Independent Biasing

(neglecting channel-length modulation)



$$V_{GS1} = V_{GS2} + I_{REF} \cdot R$$

$$\sqrt{\frac{2I_{REF}}{\mu_n C_{ox} \cdot \left(\frac{W}{L}\right)_1}} + V_{THN} = \sqrt{\frac{2I_{REF}}{\mu_n C_{ox} \cdot \left(\frac{W}{L}\right)_2}} + V_{THN} + I_{REF} \cdot R$$

$$if \quad W_2 = K \cdot W_1 \quad I_{REF} = \frac{2}{R^2 \mu_n C_{ox} \cdot \frac{W_1}{L}} \left(1 - \frac{1}{\sqrt{K}}\right)^2$$

 Independent of VDD



I_{REF} is independent from VDD



Basic constant-transconductance circuit

Improved constant-transconductance circuits




Fig. 7.6 A bias circuit that gives very predictable and stable transistor transconductances, especially for n-channel devices

By cascading the current mirror

- 😊 Current can be made more **equal**
- 😊 **Sensitivity** to VDD can be reduced
- 😢 Minimum allowable **VDD increases**




Fig. 7.7 A modified bias circuit for giving predictable and stable transistor transconductances


By amplifier the current mirror

- 😊 Minimum allowable **VDD reduced**
- 😢 **Stability issue**



Bandgap Voltage Reference Basics

Why we use bandgap reference?



$$V_{ref} = V_{BE1} + V_{BE2}$$

$$I_C = I_S e^{\frac{V_{BE}}{V_T}} \Rightarrow V_{BE} = V_T \cdot \ln\left(\frac{I_C}{I_S}\right)$$

negative temp. coefficient

Fig. 7.9 A simplified circuit of a bandgap voltage reference


$$V_{ref} = V_{BE} + K\Delta V_{BE}$$

We can obtain constant voltage



Bandgap Voltage Reference Basics

Positive-Temperature Coefficient Voltage (ΔV_{BE})



$$\begin{aligned}\Delta V_{BE} &= V_{BE1} - V_{BE2} \\ &= V_T \ln \frac{nI_0}{I_S} - V_T \ln \frac{I_0}{I_S} \\ &= V_T \ln n = \frac{kT}{q} \ln n\end{aligned}$$

Positive-TC

$$q = 1.6 \times 10^{-19} C, k = 1.38 \times 10^{-23} J/K$$

Ex) when $n=8$, Positive-TC

$$\frac{\partial \Delta V_{BE}}{\partial T} = \frac{1.38 \times 10^{-23}}{1.6 \times 10^{-19}} \ln 8 = 0.179 mV/K$$

$$\rightarrow V_{ref} = V_{BE} + K \Delta V_{BE}$$

K=10 일 때, V_{ref} 는 일정




Bandgap Voltage Reference Basics

Reference Voltage (V_{ref})

$$\begin{aligned}
 V_{ref} &= V_{BE2} + K\Delta V_{BE} \\
 &= V_{G0} + \frac{T}{T_0}(V_{BE0-2} - V_{G0}) + (m-1)\frac{kT}{q}\ln\left(\frac{T_0}{T}\right) + K\frac{kT}{q}\ln\left(\frac{J_2}{J_1}\right)
 \end{aligned}$$


V_{BE2} ΔV_{BE}



$$\frac{\partial V_{ref}}{\partial T} = \frac{1}{T_0}(V_{BE0-2} - V_{G0}) + K\frac{k}{q}\ln\left(\frac{J_2}{J_1}\right) + (m-1)\frac{k}{q}\left[\ln\left(\frac{T_0}{T}\right) - 1\right] = 0$$

If $T=T_0$,

$$V_{BE0-2} + K\frac{kT_0}{q}\ln\left(\frac{J_2}{J_1}\right) = V_{G0} + (m-1)\frac{kT_0}{q}$$



$$V_{ref-0} = V_{G0} + (m-1)\frac{kT_0}{q}$$

at $q = 1.6 \times 10^{-19} C$, $k = 1.38 \times 10^{-23} J/\text{K}$
 $m = 2.3$, $T_0 = 300K$, $V_{G0} \approx 1.206$

$$V_{ref-0} = 1.24V$$

Constant V_{ref}



Example

Determine the ratio of the current density required to get a $\Delta V_{BE} = 59.5\text{mV}$ at room temperature (300K).

Temperature 300K \rightarrow 303K, $\Delta V_{BE} = 59.5\text{mV} \rightarrow \Delta V_{BE}$?




Fig. 7.10 Band-gap reference

$$\Delta V_{BE} = \frac{kT}{q} \ln\left(\frac{J_2}{J_1}\right)$$

$$\ln\left(\frac{J_2}{J_1}\right) = \frac{\Delta V_{BE}}{kT/q} = \frac{59.5 \times 10^{-3}}{1.38 \times 10^{-23} \times 300 / 1.6 \times 10^{-19}} = 2.30$$

$$\frac{J_2}{J_1} = 9.97 \approx 10$$


$$\Delta V'_{BE} = \Delta V_{BE} \frac{T_2}{T_1} = 59.5\text{mV} \times \frac{303}{300} = 60.1\text{mV}$$

59.5mV / 300K or 0.198mV / K




Circuits for Bandgap References

Bipolar Bandgap References



cf) why $A_{E1}=8A_{E2}$?



$$V_{ref} = V_{BE2} + V_{R1}$$

$$V_{R1} = I_{R1}R_1 = 2I_{R2}R_1$$

$$I_{R_2} = \frac{V_{R_2}}{R_2} = \frac{V_{BE2} - V_{BE1}}{R_2} = \frac{\Delta V_{BE}}{R_2}$$

$$V_{ref} = V_{BE2} + \frac{2R_1}{R_2} \Delta V_{BE}$$

Negative **Positive**

Constant 1.24V



Fig. 7.10 A simplified schematic of a bipolar bandgap voltage reference

Circuits for Bandgap References

Case 1) How to get high reference voltages (> 1.26V)





Fig. 7.11 A bipolar bandgap with output voltages greater than 1.26V



Ripple Voltage


Problem

- 1) V_{DD} contains ripple
- 2) Analog circuit needs the accurate DC voltage



Voltage Regulator

How to eliminate the ripple?




- Power Supply Rejection Ratio(PSRR) : how well the noise of v_{reg} is regulated from the noise of v_{dd}

$$PSRR(\omega) = \frac{V_{dd}(\omega)}{V_{reg}}$$



Small signal analysis



v_{reg}/v_{dd} open-loop gain,

$$H_{open}(s) = \left(\frac{R_L}{R_L + r_{o1}} \right) \cdot \frac{1}{1 + sR_L C_L}$$

Loop gain, $L(s)$

$$L(s) = \frac{A_V \cdot g_{m1} \cdot (R_L \| r_{o1})}{(1 + sR_1 C_1) \cdot (1 + sC_L (R_L \| r_{o1}))}$$

v_{reg}/v_{dd} closed-loop gain,

$$H_{closed}(s) = \frac{V_{reg}}{V_{dd}}(s) = \frac{H_{open}}{1 + L(s)} = PSRR^{-1}(\omega)$$



7. Biasing, references, and regulators

7.4 Voltage regulator

v_{reg}/v_{dd} (PSRR $^{-1}$)

Transfer function of PSRR $^{-1}$

$$PSRR^{-1}(\omega) = \frac{V_{reg}}{V_{dd}}(s) = \frac{H_{open}}{1+L(s)}$$

$$H_{open}(s) = \left(\frac{R_L}{R_L + r_{o1}} \right) \cdot \frac{1}{1+sR_L C_L} \quad \rightarrow \text{One pole}$$

$$\begin{aligned} \frac{1}{1+L(s)} &= \frac{1}{1 + \frac{A_v g_{m1} (R_L \parallel r_{o1})}{(1+sR_1C_1)(1+sC_L(R_L \parallel r_{o1}))}} \\ &= \frac{(1+sR_1C_1)(1+sC_L(R_L \parallel r_{o1}))}{1 + A_v g_{m1} (R_L \parallel r_{o1}) + s(R_1C_1 + C_L(R_L \parallel r_{o1})) + s^2 R_1 (R_L \parallel r_{o1}) C_1 C_L} \end{aligned}$$

Using dominant pole approximation,

$$(분모) \rightarrow 1 + s \frac{R_1 C_1 + (R_L \parallel r_{o1}) C_L}{1 + A_v g_{m1} (R_L \parallel r_{o1})} + s^2 \frac{R_1 (R_L \parallel r_{o1}) C_1 C_L}{1 + A_v g_{m1} (R_L \parallel r_{o1})} = 0$$

b **a**

$$\frac{1}{b} = \omega_{t1} = \frac{1 + A_v g_{m1} (R_L \parallel r_{o1})}{R_1 C_1 + (R_L \parallel r_{o1}) C_L} = (1 + A_v g_{m1} (R_L \parallel r_{o1})) (\omega_{pa} \parallel \omega_{pL})$$


$$\frac{b}{a} = \omega_{t2} = \frac{1}{R_1 C_1} + \frac{1}{(R_L \parallel r_{o1}) C_L} = \omega_{pa} + \omega_{pL}$$

\rightarrow Two poles & two zeros




Frequency response in PSRR⁻¹

Case 1) $\omega_{pa} < \omega_{pL}$



Case 2) $\omega_{pL} < \omega_{pa}$




$\omega_{pL} < \omega_{pa}$ requires **high power consumption** in the op-amp to keep low R_1



Example

The regulator is to be operated with $R_L=1k\Omega$, $C_L=1nF$, $C_1=10pF$. The PMOS of regulator delivers 5mA of output current. (Each gain of op-amp and PMOS is 10.)

- Determine the resistance at output node. ($\lambda=0.05$)
- Calculate ω_{pL} and ω_{Pa} with 1) $R_1=100M\Omega$, 2) $R_1=100\Omega$
- Sketch $PSRR^{-1}(\omega)$, 1) $R_1=100M\Omega$, 2) $R_1=100\Omega$



7. Biasing, references, and regulators

7.4 Voltage regulator

Solution

a. Determine the resistance at output node.

$$r_o = \frac{1}{\lambda I_D} = \frac{1}{0.05 \times 5mA} = 4k\Omega \quad r_o \parallel R_L = 4k\Omega \parallel 1k\Omega = 800\Omega$$

b. Calculate ω_{pL} and ω_{pa} with 1) $R_1=100M\Omega$, 2) $R_1=100\Omega$

$$\omega_{pL} = \frac{1}{(R_L \parallel r_o)C_L} = \frac{1}{800 \times 10^{-9}} = 1.25MHz$$

$$1) \omega_{pa} = \frac{1}{R_1 C_1} = \frac{1}{10^8 \times 10^{-11}} = 1kHz$$

$$2) \omega_{pa} = \frac{1}{R_1 C_1} = \frac{1}{10^2 \times 10^{-11}} = 1GHz$$

c. Sketch PSRR⁻¹(ω), 1) $R_1=100M\Omega$, 2) $R_1=100\Omega$

$$\omega_{t1} = (1 + A_v g_m (R_L \parallel r_{o1})) (\omega_{pa} \parallel \omega_{pL})$$

$$1) \omega_{t1} = 101 \times (1kHz \parallel 1.25MHz) = 100.9kHz,$$

$$\omega_{t2} = \omega_{pa} + \omega_{pL}$$

$$\omega_{t2} = 1.25MHz + 1kHz = 1.251MHz$$

$$2) \omega_{t1} = 101 \times (1GHz \parallel 1.25MHz) = 126MHz$$


$$\omega_{t2} = 1.25MHz + 1GHz = 1.00125GHz$$




Solution(Cont'd)

c. Sketch $PSRR^{-1}(\omega)$, 1) $R_1=100M\Omega$, 2) $R_1=100\Omega$ (Cont'd)

Case 1) $\omega_{pa} < \omega_{pL}$



Case 2) $\omega_{pL} < \omega_{pa}$



$$\frac{H_{open}}{1+L(s)} = PSRR^{-1}(\omega)$$

f

